Abstract-Photonic switching technologies show potential for transforming communication networks across diverse markets from long-haul to short-reach distance scales due to their large bandwidth density, high energy efficiency, and potential for low cost. In recent years, numerous outstanding advancements have been made in scaled silicon photonic switching fabrics: spanning a variety of manufacturing platforms and packaging methods, relying on different switching mechanisms, and assembled on-chip in a diverse mixture of loosely related architectures. This paper reviews the current approaches employed by leading researchers in this area, and surveys the state of the art in achieved performance at both the technological and the architectural level. Specifically, we consider thermo-optic, electro-optic, and MEMS-based switch actuation embedded in Mach-Zehnder interferometer, ring resonator, and directional coupler based silicon photonic switches. We define common metrics and compare performances. We outline critical requirements for constructing scaled switch fabrics from elementary cells. We investigate similarities and differences between a number of commonly utilized topologies. And, we survey recent accomplishments in scaled switch fabrics at the chip and package level. Moving these demonstrations from research to product will require many further advancements, and we highlight areas that we believe will be critical for market adoption.
I. INTRODUCTION

E
FFICIENT and dense electronically controlled optical switching technologies based on planar silicon photonic switch fabrics have been proffered as potential replacements for: (1) electronic switches in short-reach communication networks such as datacenters, high-performance computers, and enterprise systems, and (2) various reconfigurable optical and electronic switches used in metro and long-haul communication networks. In short-reach networks, photonic switches circumvent the pin and power limitations imposed by electronic switches. They further eliminate the costly and inefficient opto- electronic and electro-optic conversions that accompany them, enabling greater bandwidth per port and reduced energy per bit. For longhaul networks, dense photonic integration may be favorable for reducing cost over current switching technologies by leveraging large-scale integration employing silicon-based manufacturing.
Due to this potential, many researchers have invested significant resources in developing silicon photonic switching technologies, resulting in substantial progress and achievements, even in the past five years. This tutorial paper aims to present an overview of the technologies and architectures that underlie silicon photonic switch integrated circuits (IC). We present the theory and predominant implementations of the fundamental switching devices. We illustrate how to transform the device building blocks into fabrics and the fabrics into packaged modules, resulting in a photonic system-in-package. Finally, we review the most significant system demonstrations and highlight technical areas that are lagging in progress. Through each of these analyses, we describe variations in reported methods, while conveying the approaches that worked well and the performance that can be achieved today (for devices, fabrics, modules, etc.).
Regrettably, not all recent developments can be covered here. While InP, LiNbO 3 , and SiO 2 have been utilized to demonstrate their own unique and remarkable planar optical waveguide switch platforms, this paper focuses exclusively on the silicon material system. Noteworthy results in mode-multiplexed photonic switches are not included, focusing exclusively on singlemode systems. Wavelength-routed fabrics, in which the switch is passive and the switching is performed by selecting the transmitter wavelength, are not reviewed. The network aspects beyond the packaged optical module that are required for the deployment of such a technology are beyond the scope of this work. Consequently, we do focus on single-mode silicon photonic switching modules that perform space switching, which reconfigures physical connections between optical input and output ports.
The remainder of this paper is organized as follows. Section II describes the building block switch cells. Section III describes the system view of the photonic switch module, conveying the massive amount of required optical and electrical connectivity. Section IV on topology discusses the logical arrangement of the cells in the fabric. Section V summarizes several of the most impressive scaled demonstrations to date. In Section VI, we discuss several unresolved technical barriers that impede commercialization. Finally, Section VII outlines the main takeaways.
II. ELEMENTARY SWITCH CELL
In this section, we introduce the elementary switch cell. We define the important metrics for evaluating its performance, and discuss both interference-and MEMS-based switch cells.
A. Switch Cell and Metrics
A switch cell, or elementary cell, is the most critical building block of a switch fabric. It is therefore important to optimize its design and understand the tradeoffs. The switch cell is schematized as a black box that contains programmable optical connectivity, and importantly, is connected to an electronic driver that supplies the currents or voltages for actuating its state [ Fig. 1 ]. Most commonly, the switch cell has 2 optical inputs and 2 optical outputs, referred to as a 2 × 2 switch. Multiple switch cells are assembled into a switch fabric that has >2 inputs and >2 outputs. Depending on the fabric topology, the switch cell input/output (I/O) ports may not be fully utilized so that 1 × 2 or 2 × 1 cells suffice. However, the 2 × 2 configuration is the most general, and will be used hereafter. The switch has two states: bar ( ) when port 1 (port 2) is connected to port 1 (port 2), and cross (⊥) when port 1 (port 2) is connected to port 2 (port 1).
We introduce a(t) and b(t), the complex amplitudes of two optical signals entering ports 1 and 2 of the switch, respectively, and c(t) and d(t), the amplitudes at output ports 1 and 2 of the switch cell, respectively. If we first assume that b(t) = 0, indicating the absence of crosstalk, we can define the optical conversion efficiencies in both and ⊥ states as:
and the extinction ratios as:
Whilst these metrics can be quite different in and ⊥ states, in practice, it is common to define the conversion efficiency and the extinction ratio according to the worst case as η = min(η , η ⊥ ) and = max( , ⊥ ). In the case b(t) = 0, some crosstalk terms must be added to the transmission equations. In the state, for instance, the outputs of the switch read:
with η the previously defined no-crosstalk optical conversion efficiency, ξ i the incoherent crosstalk, and ξ c the coherent crosstalk. For best signal integrity, the crosstalk terms should be minimized, and the conversion efficiency maximized. The coherent crosstalk ξ c can be a major source of degradation, causing beating noise that can create signal distortion when the beat frequencies are within the receiver electrical bandwidth.
Other important switch cell metrics include the optical bandwidth, electrical power consumption, area, and switching time.
In the next parts, we will see that all these metrics are very much dependent on the technology being used as well as the physical mechanism for switch actuation.
B. Interference-Based Switch Devices
There are numerous ways to implement 2 × 2 photonic switches. In this part, we present switch devices based on optical interference actuated with phase controllers. Phase controllers, also called phase shifters, provide a control mechanism to change the optical phase delay of a waveguide. One common approach is to use thermo-optic (TO) effects. A TO phase shifter causes local heating of a waveguide section, changing its effective index and shifting the optical phase according to the following equation:
in which Δn(T ) is the temperature-dependent index change, λ is the wavelength of the optical signal, Γ is the optical confinement factor of the waveguide, and L is the interaction length. There is no imaginary part in Eq. (4), highlighting an advantage of TO phase shifters: they do not inherently introduce optical loss. For silicon waveguides, the TO coefficient is 1.86 × 10 −4 /K [1], which, for a 100 μm-long phase shifter, translates into a change of ∼50°C required to achieve a π phase shift. The TO efficiency is usually ∼ 10--30 mW/π, depending on the waveguide design, heater resistance, and thermal conductivity of the surrounding features. The time response of the TO effect is microsecondscale with some variations depending on the waveguide thickness and cladding thermal impedance.
The phase controllers can be fabricated either at the frontend of the line (FEOL) or at the back-end of the line (BEOL). Fig. 2 (a) and (b) present the two options. The BEOL phase shifter (a) is the most common approach. It consists of a high-resistivity metal, usually Titanium Nitride (TiN) [2] , or tungsten (W) [3] . The separation between the metal heater and the top of the silicon waveguide varies with the process but is usually ∼ 1--2 μm. Note, metal heaters can also be integrated with other waveguide materials such as silicon nitride (SiN) but the efficiency most often deteriorates. In order to improve the efficiency of the phase shifter, it is best to maximize the interaction between the heater and the waveguide. One easy way to do this is to fold the waveguide under the metal [4] at the expense of a larger footprint and a slight increase in loss. The heater can also be integrated in the FEOL, as in Fig. 2(b) . Unlike metal heaters, FEOL heaters require a ridge waveguide structure. The heater is fabricated on the etched silicon slab and is usually made of silicide (NiSi) [5] or simply doped silicon [6] . The efficiency of FEOL heaters is comparable to BEOL heaters, but may suffer greater nonlinearity. Also, as they are directly integrated within a ridge waveguide, the waveguides cannot be bent tightly. It is possible to largely improve the efficiency of the heaters by removing part of the cladding of the waveguide in order to provide thermal isolation [7] . This has been demonstrated for both BEOL and FEOL devices. For instance, by removing the silicon in the substrate layer beneath and around the phase shifter regions, a power efficiency as low as 0.4 mW/π was demonstrated [8] . To further improve the efficiency, thermally isolated heaters can also be used together with folded waveguides. For example, a thermally-isolated heater structure with a 4.3 mm-long folded waveguide exhibited a 50 μW/π heater efficiency, at the expense of 3-dB insertion loss [9] . One disadvantage of thermally-isolated phase shifters is that, as the thermal impedance increases, the time response also increases (typically to the low millisecond range).
Carrier-injection phase controllers, an electro-optic (EO) device, are several orders of magnitude faster than TO phase controllers. Similar to FEOL heaters, they are front-end devices that use a ridge waveguide. With p and n doping on opposite sides of the ridge (intrinsic Si), a p-i-n diode is formed. When forward biased, current is injected across the waveguide, enabling the free-carrier plasma dispersion (FCD) effect [10] . The complex phase shift obtained reads:
with N the carrier density concentration, Δn(N ) the effective index modulation, and Δα(N ) the change in free-carrier absorption (FCA), which is related to the index shift through the Kramers-Kronig relations. The response time of an EO phase controller is typically a few nanoseconds. The power to achieve π phase shift is ∼ 1--2 mW, and typical phase shifter length is 250--500 μm. Whilst shorter devices improve density, longer devices improve power efficiency, because they require lower carrier densities, which minimize the Joule heating that counteracts the EO index shift. Further, at low carrier densities, the index change is larger than predicted by the well-known Soref equations [11] . For example, an efficiency of 0.6 mW/π was demonstrated using a folded 4 mm-long phase shifter [11] . The main drawback of EO phase controllers is the intrinsic FCA-induced optical loss. However, the faster speed makes them attractive for many applications. Phase controllers can be integrated in a Mach-Zehnder (MZ) interferometer [ Fig. 2(d) ]. MZ switches (MZS) are robust, can be broadband, and have low-temperature dependence [12] . In a MZS, the light is split into two paths by a 2 × 2 input coupler. A phase controller is adjusted to delay one optical path with respect to the other. When the two optical signals re-combine in a 2 × 2 output coupler, if the phase difference between the paths is a multiple of π, the light interferes constructively at one output port and destructively at the other. By switching digitally the phase controller from 0 to π, one can switch the light completely from one port to the other. MZS are well-adapted for switching WDM signals as the phase controllers can easily operate on bandwidths >200 nm. The bandwidth limitation therefore mainly depends on the optical couplers, of which various flavors exist including simple directional couplers, two- [13] and three-section directional couplers [14] , adiabatic couplers [15] , or multimode interference (MMI) couplers [16] . Whilst the latter is usually popular due to its comparatively large bandwidth, it is lossier and also more difficult to achieve an exact 3-dB split. Directional couplers have narrow bandwidths but low loss. Adiabatic couplers are broadband but usually long. Two-and threesection directional couplers are a good compromise between large bandwidth, reasonable footprint, and low loss.
In practice, the MZS conversion efficiency and extinction ratio are imperfect, resulting in leakage. One cause of leakage is phase errors in the MZ, which can occur either when the phase change is not exactly π or when the arms are not precisely phasebiased. In silicon photonics, the latter is almost always true, as tiny waveguide width or roughness variation can un-match the phase between two waveguides. A common fix is to use two phase controllers: one for actuating the switch (providing the 0 to π change) and one static phase controller for correcting the phase error, as in Fig. 2(d) . Another cause of leakage, power imbalance in the MZS, is more complicated to correct. It can be due to coupler imbalance, as occurs when the couplers do not provide an exact 3-dB split, or loss imbalance. Eq. (6) provides the conversion efficiency of a MZS as a function of the absolute value of the attenuation difference between the MZ optical paths α Δ , assuming that the real part of the phase is an exact multiple of π:
with 0 ≤ α 0 ≤ 1 a unitless coefficient that takes into account the waveguide propagation, the couplers, and the waveguide transitions losses. The extinction ratio of the MZS reads:
Fig. 3 presents η and as a function of the power imbalance exp(−2α Δ ) inside the MZS, assuming for simplicity α 0 = 1. The conversion efficiency of the switch (solid blue line) varies from 0 dB to −1.5 dB when the power imbalance changes from 0 to 3 dB. Whilst the drop in efficiency may be tolerable, the change in extinction ratio (dashed red line) is more dramatic, moving from <−60 dB to −15 dB. In the case of EO-based phase controllers, the FCA loss creates a lower bound for the best achievable extinction ratio. Indeed, as seen in Eq. (5), because of the FCA, the attenuation difference α Δ for an EO-based MZS is at least Δα(N )ΓL/2. Two black triangles also point to calculated values in two different operating modes of EObased MZS. In the first case, called single-ended, only one phase controller is used for providing the π phase shift, whilst in the second case, called push-pull, two phase controllers are used, and therefore only π/2 phase shift is required [17] . As seen in Fig. 3 , the single-ended case has an extinction ratio bound around −20 dB, whilst the push-pull case has an extinction ratio bound of −28 dB. The difference is due to the lower carrier concentration required to actuate the switch in the push-pull case, which leads to less FCA. TO-based MZS phase controllers do not have intrinsic loss (α Δ → 0), which means that in theory extinction ratio can be made very small. In practice, it is common to see extinction ratios smaller than −35 dB [18] - [20] . For a more-detailed explanation of these effects, the reader can refer to [17] , [21] .
In the above discussion, we assumed that there was no crosstalk. If we now assume that the switch is populated with two input signals, a being the victim and b the aggressor, we can express the incoherent crosstalk:
and the coherent crosstalk:
As discussed earlier, coherent crosstalk can create a major signal integrity challenge, adding penalty to the optical power budget. For a 2 × 2 switch, the worst-case scenario is when a(t) and b(t) are in quadrature. In this situation, assuming the signals have equal probabilities of 1 and 0 in their data-bit patterns, infinite extinction ratio, and a thermal-noise limited receiver, the worst-case power penalty δ x reads [22] :
which can be expressed as a function of the switch extinction ratio from Eq. (7) as:
Fig . 4 shows the worst-case power penalty δ x as a function of , as well as the MZ power imbalance. The power penalty can be as large as 3 dB for a switch that has an extinction ratio of −12 dB. These numbers prove that having a robust switch cell design is critical for scaling, especially when coherent crosstalk cascading [23] or multipath interference is present.
Ring resonators (RR) can also be used for realizing elementary switch cells. Compared with MZS, RR switches (RRS) may have smaller footprints and consume less power. However, they have larger wavelength-and temperature-dependencies. Fig. 2 (e) presents a 2 × 2 RRS design. It consists of one ring loaded with two bus waveguides. When a signal enters the top left port (solid black arrow), it can be routed either to the top right port (solid green arrow) -if the ring circumference is a multiple of the signal wavelength (drop state), or to the bottom left port (solid blue arrow) -if it is not (thru state). The design is symmetric, and a second signal can enter the switch on the bottom right port (dashed black arrow), and exit either to the bottom left port (drop state) or to the top right port (thru state).
In practice, similar to MZS, it is common to use two phase controllers: one static to set the bias and one dynamic to actuate the switch. Also, similar to MZS, TO-and/or EO-based phase controllers can be used. The Fig. 2 (e) structure is not the only way to realize a 2 × 2 RRS. For example, one can also use one or two rings coupled to adjacent sides of a waveguide crossing [24] , [25] , or higher order coupled-rings [26] - [29] . Coupled rings can provide flatter passbands and sharper roll-off, but most often incur higher drop-port insertion losses. RRS can route WDM signals if the ring's free-spectral range is adjusted to match the WDM grid spacing. In [30] , the authors switch 20 wavelengths in a single optically pumped 1 × 2 RRS. Later, 3 wavelengths were routed in a 4 × 4 TO RRS [31] .
The biggest challenge of using RRS is their large temperature dependence. Indeed, in silicon, the resonance shifts at ∼ 0.1 nm/K. It is therefore required to integrate feedback and control circuitry to correct the wavelength drifts. The problem is not specific to RRS but is also present for RR-based modulators, and there is extensive literature on the topic [32] - [36] . Similar to MZS, analytical expressions for the conversion efficiency, extinction ratio, crosstalk, and power penalty can also be derived [37] , [38] .
Finally, other various augmented designs for improved extinction ratio and/or bandwidth have been investigated. In [39] , the authors presented a TO double-MZ switch element, first proposed in the silica platform [40] . With this design, an extinction ratio <−30 dB on a 40 nm bandwidth was achieved. To further improve the extinction ratio below −30 dB, two-stage (dilated) switches have also been demonstrated using TO [41] or EO [42] phase controllers. Drawbacks of the dilated MZS cell are increased footprint, loss, and power consumption. Others have demonstrated TO-MZS with tunable couplers that correct imperfect splitting ratios by tuning the input power coupling coefficient. With this approach, an extinction ratio as low as −50 dB was measured [18] . However, the design cannot compensate for the intrinsic FCA-induced power imbalance that occurs in EO-based 2 × 2 MZS. In [43] , the authors presented the design of an EO-based switch comprising several stages of cascaded MZ, called a MZ lattice. By appropriately adjusting the power coupling coefficients of each MZ stage, ultra-broadband operation, as well as noise-tolerant switch actuation can be obtained. However, due to the very tight tolerance of the coupling coefficients, the design is challenging to manufacture; whilst the noise-tolerant digital actuation was clearly demonstrated, the measured optical bandwidth was not as wide as predicted [44] . In [45] , the authors presented a 2 × 2 EO-based nested-MZS (NMZS) providing loss imbalance tunability using a variable optical attenuator. An extinction ratio <−34 dB was measured. The bandwidth was narrow due to the inadvertent addition of an extra-path length in the MZ. Note that, similar to MZS, the optical bandwidth of NMZS depends mainly on the optical couplers employed (directional coupler versus MMI for instance), and that the NMZS is not intrinsically narrow-bandwidth as claimed in [46] .
C. Photonic MEMS
Silicon photonic MEMS structures have been reported for many years [47] , [48] . However, recent fabrication improvements have resulted in impressive switch cell performances [49] , [50] . This technology has been developed and pioneered at the University of California-Berkeley. Recently, other institutions (e.g. Aeponyx [51] ) have also leveraged similar technologies for the realization of photonic switches. Photonic MEMS use electro-static actuators. Because the moving parts are small, microsecond response times may be achieved, placing the technology as a serious competitor to the TO switch matrices. An elementary photonic MEMS cell consists of two crossed waveguides that can be evanescently coupled to a third mechanically movable bent waveguide fabricated on a MEMS cantilever. In the off-state (or thru), the cantilever is elevated, and the light entering the waveguide crossing passes thru. In the on-state (or drop), the cantilever is lowered and coupled to the first two waveguides. Light entering the waveguide crossing, is turned 90
• by coupling in-and-out of the bent cantilever waveguide. The coupling to the cantilever waveguide can be lateral or vertical. For lateral coupling [49] , a single-layer waveguide is sufficient, and the coupling is enabled by a pair of directional couplers both defined by silicon waveguides. One drawback is limited bandwidth due to the directional coupler. Vertical coupling [50] solves this problem by using a two-layer waveguide system. The waveguide crossing is in silicon and the cantilever waveguide can be made of poly-silicon for instance. The two waveguides can be coupled adiabatically, and very wide optical bandwidths have been reported [50] .
D. Performance Comparison
We present a performance comparison of the state-of-the-art TO and EO interference-based elementary cells as well as photonic MEMS (Table I ). The TO-MZS all have insertion losses <0.3 dB and extinction ratios <−35 dB, which can be further reduced [18] at the expense of higher power. The EO-MZS insertion loss is ∼ 1 dB and the extinction ratio around −20 to −27 dB, depending if the switch is driven single-ended or pushpull [17] . Augmented designs [45] can reduce the extinction ratio to ∼ −34 dB at the expense of higher insertion loss, higher power, and more complexity. The performance of both EO and TO RRS are worse than MZS for all metrics except the footprint. The photonic MEMS have the best performance of all with extinction ratios as low as −60 dB, insertion loss <0.5 dB, and bandwidth of 300 nm if using vertical adiabatic couplers [50] . Note that the 0.5 dB insertion loss of the photonic MEMS switch cell happens only at the drop port and, and the thru port loss is smaller than 0.04 dB. RRS have similar loss asymmetry with regard to their state. Consequently, photonic MEMS and RRS have frequently been arranged in crosspoint switch matrices, where the drop loss occurs only once. However, the scalability of RRS fabrics have not been as successful as photonic MEMS.
III. BUILDING A SWITCH MODULE
A photonic switch module integrates a very large number of electrical and optical building blocks. We extensively reviewed the most important element, the switch cell. A switch fabric contains many switch cells that are interconnected according to a defined topology. The switch fabric is connected to an optical interface and to an electrical control interface. The optical interface enables off-chip optical signals to be coupled in-and-out of the switch fabric, and, optionally, conditioned using polarization-handling devices and/or optical amplifiers for instance. The control interface allows electronic control signals to reach the analog photonic switch components. Fig. 5 presents a schematic of a photonic switch module including a switch fab- ric connected to control and optical interfaces. Both the control and optical interfaces may have some on-and off-chip components, depending on the implementation.
A. Switch Cell Interconnections
Connections between switch cells are enabled by joining the output waveguides of a switch cell to the input waveguides of neighboring cells within the fabric. This very often results in waveguide crossings, with counts depending on the topology. The crossing of two highly-confined waveguides creates radiation loss and reflection due to the abrupt change in effective index. Further, the incoming light can couple to the guided mode of the intersecting waveguide which leads to crosstalk. To minimize loss, crosstalk, and reflection, crossings must be properly engineered using typically one of two approaches: single-or multi-layer waveguides.
The single-layer waveguide crossing, the most common approach, occurs when all waveguides exist in the same plane, and can be further subdivided into single-etch and dual-etch versions. One single-etch design consists in using two short intersecting 1 × 1 MMIs [54] . An MMI coupler works by the principle of self-imaging of an input field profile in single or multiple images along the propagation of a multimode waveguide [16] . In the case of MMI-based waveguide crossings, one should optimize the MMI geometry in order for the coupler to generate a single self-image at the exact center of the intersection. If properly designed, 1 × 1 MMI crossings can achieve insertion loss <0.02 dB and crosstalk <−37 dB [55] . Another design exploits a periodic structure formed by cascading multimode focusing sections that can support a low-loss Bloch wave [56] . Using this technique, very dense waveguide crossing arrays have been realized with insertion loss <0.025 dB and crosstalk <−40 dB [56] . Waveguide crossings using subwavelength gratings have also been reported [57] . In this type of crossing, the effective indices of the two intersecting waveguides gradually decrease by chirping the pitch and tapering the grating feature widths. As a result, the modes at the intersection are largely expanded, minimizing the radiation loss and crosstalk. In [57] , the authors report insertion loss <0.02 dB, polarization dependence <0.02 dB, and crosstalk <−40 dB. Designs using two etch steps (dual-etch) have also been investigated. In [58] , the crossing is made with shallow-etch depth ridge waveguides, highly reducing the mode diffraction and scattering in the crossing region, and resulting in insertion loss ∼ 0.015 dB.
By adding one or more waveguide layers, the waveguide crossing loss and crosstalk can be made even smaller. In this approach, sometimes called 2.5D-integration, the silicon core can be used for active elements such as phase controllers and photodetectors, while the upper layers can be used for optical routing. In [59] , the authors present a 3-layer waveguide system including a silicon core and two layers of silicon nitride. They report an insertion loss of 0.002 dB per crossing and crosstalk <−60 dB, between the silicon and the second nitride. Note that the transition loss from the silicon core to the second layer of nitride is not negligible (∼ 0.15 dB per-transition in [59] ), and therefore multi-layer crossings should be used in cases with a multitude of waveguides to cross over.
B. Optical Interface
The optical interface connects external commercial optical fibers and on-chip switch cells. Therefore, it includes neces-sarily a means for optical signals to be coupled in-and-out of the chip, such as spot-size converting edge couplers or nearnormal grating couplers. Additionally, it includes any optical signal conditioning needed between the I/O and the switch fabric, such as polarization handling circuits, optical amplification, or wavelength-domain processing. These are the same sort of optical interface circuits required for other photonic components; thus, borrowing technologies developed for transceivers, sensors, etc., is beneficial. However, the much larger port counts of photonic switches compared to transceivers, for example, stresses these interface circuits. Additional research is needed to develop various optical interface circuits for large port count components such as switches. We discuss current accomplishments and technology gaps further in Section VI. Notably, each gap we identify falls into the optical interface category.
C. Control Interface
As illustrated in Fig. 5 , the goal of the control interface is to intermediate between (1) the specific (typically) analog voltage and current signals required to set the state and optimize the bias conditions of the switch fabric and (2) standard communication protocols or logical interfaces used in other parts of the communication network. The central control elements are the device drivers, which take a digital signal and supply a corresponding voltage or current to the fabric, and the receiver amplifiers, which take a signal from the fabric and supply a corresponding signal to the logic unit(s). Device drivers can take the form of simple buffers, digital-to-analog converters (DAC), or pulse-width modulation (PWM) generators, for example. Receiver amplifiers most commonly feed back information from optical power monitors within the fabric, and can include transimpedance amplifiers (TIA), analog-to-digital (ADC) converters, low-pass filters, etc.
Working back from the photonics, the first piece in the control interface (not shown in Fig. 5 ) is the on-chip electrical wiring to the analog photonic devices, enabled by the BEOL metal layers. As switch fabrics can be quite large, it is necessary to have an adequate number of wiring levels, enabling easier wire-ability, greater uniformity, and better power delivery grids, which all combine to improve fabric performance. Typically, silicon photonic foundries provide 3 metal layers, but some provide substantially more [60] .
The next piece (also not shown) is the electrical packaging. Most groups have chosen to bring the analog electrical connections off of the chip before connecting to device drivers or receiver amplifiers. Thus, packaging becomes critical for delivering low and uniform parasitics across a large fabric, and for enabling a large number of connections, often well over one thousand. These scaled fabrics mostly require flip-chip packaging of the photonic switch chip onto a high-density substrate such as a ceramic interposer, which is subsequently attached to a printed circuit board. Because packaging becomes quite complicated when pin counts scale to this magnitude, the benefits of having digital transistor-based logic cells available on the chip (e.g. photonic CMOS) cannot be overstated. On-chip logic can provide the analog connections needed to/from the photonic devices through device drivers, while enabling digital serial communications to be passed through the package connecting the external and the on-chip logic cells. With this approach a few pins provide a serial connection capable of programming many analog settings, and the packaging is significantly simplified.
On the other side of the device drivers are basic logic components. The bias control logic receives information regarding the physical circumstances of the fabric (e.g. optical power, temperature, or current/voltage) and implements algorithms for optimizing the fabric settings. The algorithms determine what settings should be applied, which are then communicated with the appropriate device drivers. The state control logic receives information from an upstream scheduler (not shown), which makes decisions about the optimal switch settings based on traffic requests and priorities, and sends signals to the appropriate device drivers in order to configure the fabric according to the scheduler's edict. All together, the control interface is critical to delivering seemless optimized performance of a photonic switch module.
IV. SWITCH FABRIC TOPOLOGIES
The topologies of photonic switch fabrics draw heavily from decades of electronic and optical switch designs. In particular, innovations made by designers of optical switches in planar lightwave circuit (PLC) platforms provide a convenient starting point for photonic switch fabrics since they are both planar and repeaterless. Planar fabrics generally consist of multiple stages of switch elements interdigitated with waveguide shuffles, which require lossy waveguide crossings or inter-planar transitions. In a repeaterless fabric, a signal's amplitude and timing margins are not restored as it propagates through the fabric resulting in degraded SNR and jitter. Both constraints play a decisive role in topology selection elevating metrics related to hop count (e.g. switch cell hops and waveguide crossings encountered) over metrics related to fabric count (e.g. overall number of switch cells). However, in contrast to photonics, PLCs provide low index contrast resulting in larger footprint and higher power consumption than photonics. This also influences topology selection by subverting the importance of avoiding bends or designing based on power or area limitations. In this section we investigate three classes of topologies with relevance to photonic switch design and summarize trends in Table II .
A. Binary Butterfly Network Derivatives
Two of the most widely reported topologies are the butterfly network topology and the Beneš network topology [61] . The Butterfly provides the minimum diameter for a connected network with N terminal nodes, but has no path diversity. Additional distribution stages increase path diversity and reduce blocking probability. Adding log 2 (N ) − 1 distribution stages results in the rearrangeably non-blocking Beneš network topology. A Beneš can be realized with small footprint and power, since the overall switch count scales as O (N log N ) . It also has a low number of switch hops, O(log N ), and waveguide crossings per path, O(N ). However, a signal propagating through a fully populated Beneš network necessarily encounters in every stage first-order crosstalk, which occurs when two signals asso- ciated with different I/O ports coincide in a switch cell. Secondand higher-order crosstalks occur when leaked light from one switch cell coincides with a signal in another switch cell. These are typically problematic only when crosstalk is coherent. This can occur in a topology, such as the Beneš, that provides multiple routing paths resulting in coherent multi-path interference (MPI) crosstalk. Therefore, photonic switch cells with limited extinction ratios, when arranged in a Beneš, can impose drastic signal impairments [23] . Although the Beneš is not ideal for final implementations, it has been used for many initial research demonstrations of photonic switch fabrics for the reasons listed above [20] , [53] , [62] - [65] .
B. Crosspoint Switch Matrix Derivatives
The cross-point switch matrix has been a common starting point for electronic and PLC fabrics. Fig. 6(a) illustrates the crosspoint switch matrix in a PLC-friendly layout that minimizes the number of waveguide bends. The topology provides strictly non-blocking behavior when dimension-ordered routing is used. The topology scales poorly in switch hop count, O(N ), and poorly in overall switch count, O(N 2 ), but nicely in waveguide crossing count, which is always zero. First-order crosstalk can occur in up to N − 1 stages in the worst case. Furthermore, loss non-uniformity is high as the switch hop count ranges from 1 to 2N − 1, although the variation can be reduced if switch cells are employed in which the switch loss is concentrated mostly in one state such as photonic MEMS or ring resonators, where the drop loss is large compared to the thru loss. Additionally, the unused waveguides at the end of any path following an input through N bar-state switch cell hops can be used for power monitoring and control. (These are sometimes called thru-port monitors.) Examples of photonic switch fabrics implemented in the crosspoint switch matrix are [25] , [29] , [50] , [66] - [69] .
The switch count and consequently the footprint can be reduced to about half that of the crosspoint switch matrix for a given fabric size in the Spanke-Benes planar permutation topology [ Fig. 6(b) ], which utilizes the same cell arrangement as the crosspoint matrix but redraws the edges of the fabric in a rectangle and populates each switch input in the first stage with an input port [70] . The scaling behavior for switch hop count, overall switch count, and waveguide crossing count does not change substantially, however. Loss uniformity is reduced, but at a price of exchanging the strictly non-blocking behavior of the cross-point matrix for rearrangeably non-blocking behavior. Some examples of fabricated Spanke-Benes photonic switch fabrics are [71] , [72] .
Strictly non-blocking behavior can be regained if (1) the upper and lower edges of the fabric are wrapped around a cylinder and connected to each other, and (2) alternating first-stage inputs are left unpopulated. The topology drawn in Fig. 6(c) results. Waveguide crossings are introduced as the now three-dimensional fabric is projected back onto a plane, where the waveguides corresponding to the front of the cylinder cross over the waveguides corresponding to the back. The planar fabric implements a Path-Independent Loss (PILOSS) topology. Loss uniformity is ideal as each path includes exactly N − 1 cross (⊥) switches, exactly 1 bar ( ) switch, and exactly N − 1 waveguide crossings. First-order crosstalk can occur in up to N − 2 stages in the worst case, but is typically less. MPI, as in the case of all crosspoint switch matrix derivatives, is possible. Examples of fabricated PILOSS photonic switches are [73] - [77] . 
C. Dilated Networks
Another starting point for topology design goes by a number of aliases: fully connected [78] , active-splitter/activecombiner [79] , switch-and-select [58] , or tree-structured [80] topologies. Shown in Fig. 7(a) , it consists of a 1 × N tree multiplexer switch on each input port and a N × 1 tree multiplexer switch on each output port with a massive central shuffle stage in which each port of a given 1 × N switch is connected to a given port of each N × 1 switch.
In such a topology, each I/O pair has a dedicated pathway, and only 1 × 2 and 2 × 1 switches are utilized, resulting in strictly non-blocking behavior, preclusion of MPI, and elimination of all first-order crosstalk occurrences. The switch-and-select topology scales nicely in switch hop count, O(log N ), but poorly in overall switch count, O(N 2 ), and in waveguide crossings per path, O(N 2 ). The waveguide crossings per path can be reduced to O(N ) scaling with a simple rearrangement of the switch cells, relocating the waveguide crossings away from the fabric center (where the largest number of waveguides exist). This physical rearrangement, implementing a dilated banyan topology [ Fig. 7(b) ], makes no change to the logical connections, preserving the aforementioned benefits. The dilated banyan can be further modified by replacing the N 2 /4 dilated 2 × 2 switches (each constructed from two 1 × 2 and two 2 × 1 switches) at the fabric center with a single stage of (N 2 /4) 2 × 2 switch cells, resulting in the double-layer network [81] drawn in Fig. 7(d) . A single stage of first-order crosstalk is introduced with the benefit of reducing the switch hop count and the waveguide crossings per path by one each. Fig. 7(c) shows the modified switchand-select topology, which makes an identical transformation beginning from the switch-and-select rather than the dilated banyan. Here, all crossings are adjacent to the central stage so that 1 × N/2 and N/2 × 1 switches may be used at the inputs and outputs, respectively. Several photonic switch fabrics have been demonstrated in the switch-and-select [58] , [82] , the doublelayer [83] , [84] , and other similar variations [19] , [85] , [86] .
V. NOTABLE RESEARCH DEMONSTRATIONS
In this section, we describe the most recent results for the largest and highest performing photonic switch fabrics, focusing separately on TO MZS, photonic MEMS, and EO MZS fabrics. Although there have been notable demonstrations in the InP platform [87] , [88] , we focus on silicon. For each result, we describe the fabric performance, followed by details of packaging and implementation. Table III highlights a notable result in each category (TO, MEMS, and EO) chosen based on performance, completeness, and uniqueness. At the end of the section we summarize the status of RRS fabrics. Regarding crosstalk, the critical metric for an N × N fabric is the worst-case crosstalk possible for a victim signal co-injected along with N − 1 aggressors. Due to challenges in measurement, it is common to report the worst-case incoherent crosstalk observed for a victim co-injected along with 1 aggressor. We refer to this as single-path crosstalk.
A. 32-Port Thermo-Optic Mach Zehnder Switch Fabrics
Researchers at AIST have developed a 32 × 32 photonic switch using TO MZS cells arranged in a PILOSS topology [76] . Record results have been obtained through complete characterization of a fully packaged module [77] , indicating a total on-chip loss of 6.4 dB, which includes 32 switch cells and 31 waveguide crossings. Overall coupling losses vary from 2.8 to 6.8 dB, depending on the path. The single-path crosstalk is ∼ 20 dB below the output signal power, and the total power dissipation of the switch chip is 1.9 W. The switch can be reconfigured in under 30 μs.
A three-stage approach is exploited to interface with the two 32-channel I/O ports, coupling first a standard single-mode fiber (SMF) array to a high-numerical aperture (NA) fiber array, which is then butt-coupled to an extremely high-NA PLC waveguide array that connects with the on-chip waveguides. The PLC waveguides perform pitch conversion from 127 μm to 50 μm at the silicon waveguide interface, where it is butt-coupled and glued to the silicon switch chip. The switch fabric, consisting of 1024 switch cells, is electrically packaged by flip-chip attachment to a ceramic interposer with >2000 bond pads. The ceramic is then inserted into a land grid array (LGA) socket. The TO phase shifters are each operated via a tunable pulsewidth modulation signal from a field-programmable gate array (FPGA).
Researchers at Huawei have also demonstrated a 32 × 32 TO MZ photonic switch, but arranged in a strictly non-blocking dilated topology optimized for low crosstalk performance [19] . The topology employs 448 switch cells arranged in 12 stages, 1856 waveguide crossings (maximum of 115 in any path), and 900 monitor photodiodes. The on-chip loss is ∼ 13 and ∼ 35 dB for the shortest and longest paths, respectively. The single-path crosstalk is <−30 dB for 99% of the test cases. The power consumption is <20 W.
The optical package utilizes a silica waveguide array, termed a fiber spacing concentrator (FSC), to perform mode matching and pitch conversion between a 68-channel polarization-maintaining fiber array and trident edge couplers on the photonic chip. Coupling losses of 6.5 dB were achieved after attachment. The switch chip was electrically connected to a ceramic package via 1560 wirebonds arranged in 4 tiers. The ceramic package was then attached to a printed circuit board using ball grid arrays (BGA). The on-chip components were controlled and monitored by controller boards including analog-to-digital converter integrated circuits and an FPGA. Automated calibration was completed in under 10 minutes.
B. 64-Port Photonic MEMS Switch Fabric
Researchers at University of California-Berkeley have demonstrated a 64 × 64 photonic MEMS switch arranged in a crosspoint switch matrix [50] . The cells, which are laid out in a two-dimensional (2D) array with 110-μm pitch in both dimensions, leverage two layers of waveguides: a lower layer made from 220-nm thick crystalline silicon and an upper layer made from 300-nm thick polysilicon. A MEMS-actuated vertical adiabatic coupler provides inter-layer transition, while an MMI-based waveguide crossing is implemented in the lowerlayer waveguides within each cell. The longest path on-chip insertion loss is 3.7 dB, consisting of one turn (0.47 dB) and 126 straight passes (0.026 dB each). A spectral bandwidth of 300 nm, switching time of 0.9 μs, and extinction ratio of 60 dB have been shown on a characteristic elementary cell. Complete testing has not yet been demonstrated, although a large fraction of the switch cells have been exercised.
A similar 2500-cell 50 × 50 switch chip has been partially electrically packaged [67] . A 12 × 12 subsection of the switch was flip-chip attached to a ceramic interposer, which was subsequently wire-bonded to a printed circuit board. In the same work, the 24 switch ports were optically packaged using active alignment to couple an array of 36 angle-polished fibers (12 input, 12 output, and 12 thru port monitors) to grating couplers on the silicon switch chip. Fiber-to-fiber loss was between 12.9 and 14.5 dB. A separate optical-only packaging demonstration was later published [68] in which a subsection of a fabric was optically packaged, this time using a 61-channel 2D pitch-reducing optical fiber array (PROFA) interfaced to grating couplers on the surface of a photonic chip containing a 64 × 64 switch. Nineteen input ports, 19 thru ports, and 19 output ports were interfaced to the PROFA. Maximum coupling losses were contained to 7.5 dB per facet. To date, a photonic MEMS switch fabric cointegrated with drivers has not been reported to our knowledge, which could add complexity owing to the large drive voltages required.
C. Electro-Optic Mach Zehnder Switch Fabrics
Scaled EO fabrics have the potential to emulate the performances obtained in TO fabrics while delivering nanosecondscale reconfigurability. Sixteen- [53] and 32-port [63] MZ fabrics using EO carrier-injection phase shifters have been reported in wire-bond packages, arranged in a Beneš topology. However, crosstalk was limited in each cell arising from free-carrier absorption, and exacerbated by the single-ended electrode scheme. The leakage was then compounded through 7 and 9 stages, respectively, of first-order crosstalk resulting in severe loss and crosstalk. These challenges can be alleviated through two avenues: (1) implementation of a push-pull drive scheme to reduce the crosstalk occurring in each cell and (2) migration toward dilated topologies. Unfortunately, both of these avenues complicate packaging by substantially increasing the number of analog connections required to interface with the fabric.
One approach to resolve this tradeoff has been to leverage a monolithically integrated CMOS-photonic platform [60] , which integrates the digital elements needed to supply or receive the analog signals to or from the fabric, allowing serial interfaces to the chip which dramatically reduce pin counts [89] . Monolithic demonstrations, though modest in port count, show the poten- tial for scaling to larger fabrics. Researchers at IBM demonstrated a strictly non-blocking 4 × 4 fabric in a double-layer network topology utilizing 12 EO+TO push-pull MZS cells with a monolithic digital CMOS interface [83] . The fabric demonstrated on-chip loss of 3 dB, single-path crosstalk <−25 dB, spectral bandwidth of 15 nm over which crosstalk remained <−20 dB, average power consumption of ∼ 150 mW, and switching transients of 4 ns.
D. Ring Resonator Based Fabrics
A number of innovative RR-based TO fabrics have been demonstrated varying in size from 4 to 8 ports [24] , [29] , [65] , [69] , [90] - [97] . For fabrics that require wavelength selectivity, a RRS may supply a comparatively compact and efficient solution. However, for broadband applications, fabrics using RRS have failed to keep up with the improving performance of TO MZ and photonic MEMS fabrics. Table IV reviews recent reported performances of TO RRS fabrics having 4 ports. The largest size attempted has been an 8 × 8 fabric, though many of the reported publications fail to adequately demonstrate functional performance of a substantial number of I/O connections (as noted in the table), possibly indicating yield and uniformity challenges. Loss and crosstalk, when reported, have often been lackluster. Finally, to our knowledge only [65] , [95] , [97] have attempted to integrate (monolithic, co-packaged, or otherwise) TO phase shifter drivers and control circuits with RRS fabrics, while others have relied on test equipment to supply bias and control signals. EO RRS fabrics have been even more sparsely published [25] .
VI. CRITICAL RESEARCH DIRECTIONS
Despite these tremendous performance achievements, there remain critical technical challenges that require further development prior to commercialization. In this section we highlight challenges in which solutions have been developed and demonstrated with significant accomplishments, but in which performance is not yet acceptable for deployment. We begin by discussing low-overhead polarization handling, then low-loss and cost-effective multi-fiber coupling, and finally economical and energy-efficient optical gain integration.
A. Polarization Handling
Commercially viable photonic switch platforms must employ some means to overcome inherent polarization dependence. There are essentially four ways to make photonic switch platforms insensitive to polarization: maintaining, desensitizing, diversifying, and controlling. Polarization-maintaining solutions are not expected to meet aggressive cost targets. Significant research demonstrations have been achieved using both polarization-insensitive and polarization-diversified platforms. Though silicon photonic polarization controllers have been demonstrated [98] , no report has been made of polarizationcontrolled photonic switch fabrics.
Interferometric polarization-insensitive designs require polarization-insensitive couplers and phase shifters. In [85] , a silicon photonic polarization-insensitive TO MZS fabric was developed using rib waveguides with a thick silicon layer (1.5 μm) and an engineered aspect ratio for minimal polarization-dependent loss (PDL) and minimal birefringence, allowing matched TE and TM performance in the couplers and phase shifters. The thick waveguides typically require larger bend radii resulting in switch fabrics that occupy an increased footprint. Nevertheless, an 8 × 8 photonic switch was demonstrated in a passive-splitter/active-combiner topology in a 12-mm × 1-mm footprint. The TO MZS cells provided >80 nm of spectral bandwidth in the C-and L-bands, and 15 μs switching times. The switch fabric was characterized over all I/O combinations for both TE and TM polarizations with an average (maximum) PDL of 0.6 dB (∼ 1.5 dB). The switch exhibited single-path crosstalk values <−35 dB with an average insertion loss of 15 dB, comprising 9 dB of splitting loss, 4 dB of on-chip loss, and 2 dB of coupling loss.
Non-interferometric polarization-insensitive switch designs have an advantage of not requiring a polarization-independent phase shifter. In [66] , researchers designed a photonic MEMS crosspoint switch matrix to be polarization insensitive. The east-west and north-south bus waveguides, previously implemented in a single layer of crystalline silicon with a low-loss but polarization-dependent waveguide crossing, have now been implemented in two crystalline silicon layers, eliminating the in-plane waveguide crossing. The two layers were also implemented with thicker waveguides to reduce TM propagation loss. The vertical adiabatic couplers were designed to provide high coupling efficiencies for both polarizations, and edge couplers were used rather than gratings. The resulting 50 × 50 switch showed a maximum on-chip loss of 20 dB and a PDL of 8.5 dB. Reductions in loss and PDL down to 2 dB and 0.5 dB, respectively, were projected to be attainable through improved fabrication. A characteristic elementary cell demonstrated >80 nm of spectral bandwidth, −40 dB extinction ratio, and a switching time of 46 μs.
Polarization-diverse switch designs provide independent routing paths for the TE and TM polarizations, allowing the use of single polarization devices, but incurring (typically) twice the resources and requiring careful attention to the differential group delay (DGD) for the two paths. In [86] , researchers have implemented a 16-express × 16-add × 16-output port TO MZS fabric with on-chip polarization diversity. Two 16 × 16 nonblocking switches were fabricated on a single chip for TE and TM polarizations with polarization splitter/rotators and polarization rotator/combiners at the inputs and outputs, respectively. On the same chip, the 16 add and 16 express channels were then each switched to their corresponding output port by one of 16 polarization-diverse 2 × 1 switches. The measured PDL of a test case for the express and add channels was 1.1 and 0.3 dB, respectively. The worst-case calculated DGD was 3 ps. The measured on-chip loss was 2 and 22 dB for express and add, respectively, and the best-case fiber coupling was 2.5 dB/facet (4.5 dB/facet typical).
In [75] , researchers developed a silicon photonic polarizationdiverse 8 × 8 switch utilizing TO MZS cells arranged in a PILOSS topology. The unique feature of this demonstration is that polarization diversity was achieved without doubling the switch resources, only increasing the number of waveguide crossings in the fabric, by leveraging the path diversity of the topology. Furthermore, the two polarizations do not interfere with each other since they propagate through the fabric counterdirectionally. The measured PDL and DGD of the switch was <2 dB and 1.5 ps, respectively, for 24 sampled paths (out of 64 possible). However, the on-chip loss was measured to be 30.9 ± 3.0 dB (all paths measured), of which 13.0 dB was contributed by the on-chip polarization splitter/rotator/combiners and 10.4 dB resulted from the more frequent waveguide crossings.
In summary, polarization-insensitive platforms may be feasible for certain switch implementations and have been shown to be capable of delivering excellent performance if some tradeoffs such as increased footprint are allowable. Several demonstrations of polarization-diverse platforms have also been published showing some combination of low PDL, low DGD, low insertion loss, and reasonably large port counts. Nevertheless, continued improvements in device performance and architectural design are likely required for commercialization. Polarization control is another promising approach that has yet to be demonstrated on a large fabric.
B. Multi-Fiber Coupling
Initially, photonic switch chips were most frequently demonstrated without optical packaging. Single fibers were actively aligned to edge-or surface-couplers on the chip, and were manually scanned from one port to another for switch characterization. As photonic switch fabrics have increased in complexity and port count, it has become a de facto requirement to develop not only multi-fiber couplers, but also multi-fiber coupler attachment procedures, in order to facilitate automated switch characterization with uniform and stable optical coupling. We view this as a most positive development in recent research demonstrations, and we have highlighted several noteworthy examples in Section V.
For commercialization, it is critical to distinguish between package-for-test and volume manufacturable economical packaging procedures. The authors of [99] have sought to develop a fully automated low-cost multi-fiber packaging approach which attaches off-the-shelf parallelized fiber array sub-assemblies Fig. 8 . Image of a 12-channel SMF ribbon to chip assembly performed using high-volume tooling as reported in [99] .
to photonic chips with the aim of utilizing standard highthroughput tooling from the microelectronics industry. Fig. 8 illustrates an assembly of a 12-channel standard SMF ribbon stub with endpoints attached to a photonic chip and a standard connector. In the future, higher port counts can be demonstrated with this approach by integrating multiple fiber arrays in a complete photonic switch module with strain relief and connector solutions optimized for the relevant commercial application.
C. Gain Integration
To date, losses remain significant for most of the switch fabric demonstrations. Certainly, some improvements may be expected, but even optimistic projections [77] are incompatible with current short-reach unamplified link specifications. Therefore, optical gain is needed. Fiber amplifiers are feasible for telecom solutions, but are likely too bulky and expensive for intra-datacenter links. Semiconductor optical amplifiers (SOA) can be dense, inexpensive, and integrated tightly with silicon. Although the power of an SOA is larger than other elements in the fabric, it is not impractical. Typical power consumption for an uncooled SOA is below 0.5 W. For an 8-channel WDM link at 100 Gb/s per wavelength, this corresponds to an added energy of about 0.6 pJ/b.
SOAs can be integrated into the silicon platform using a monolithic, heterogeneous, or hybrid approach. Monolithic integration involves growth of III-V material on silicon, heterogeneous involves bonding of III-V wafers or dies to silicon wafers with some post-processing, and hybrid relies on conventional solder attach of fully processed III-V dies into a silicon photonic circuit. Monolithic integration may be the ultimate goal, but heterogeneous and hybrid integration show promising paths for near-term commercialization. Platforms combining silicon TO and heterogeneously integrated III-V devices have been demonstrated [101] - [103] . The monolithic combination of heterogeneously integrated III-V devices with silicon EO devices, monolithic transistors, or MEMS structures is significantly more challenging, and may require innovative approaches [104] . Alternately, the hybrid approach leverages separately optimized silicon and III-V platforms. The silicon and III-V dice are brought together using precision bonding tools with sub-micron alignment. These tools exist today and can provide high throughput die-to-die or die-to-wafer bonding. Special packaging features add precision and enable efficient optical coupling with minimal reflection. These include waveguides with enlarged mode-field diameters, angled-facet waveguides, anti-reflection coatings or index-matching gels, and well-defined reference planes, posts, and other features. A more extensive discussion considering various integration platforms can be found in [105] .
Several works involving hybrid-integrated SOAs and photonic switches have been published. In [106] , the authors attach an SOA array to a silicon substrate through flip-chip thermocompression bonding. The SOA waveguides are coupled to a 4-μm-thick passive silicon waveguide layer for nonlinear optical processing applications. Few details are given regarding alignment tolerances and coupling efficiencies. In [100] , the authors demonstrate a four-channel SOA array flip-chip bonded into an etched silicon cavity and butt-coupled to four input and four output mode-expanded SiN waveguides through angledfacets with index-matching gel. A vertical reference plane is used to provide tight alignment in the vertical direction, and the tool's vision alignment is used in the lateral and longitudinal axes. Photonic EO MZS fabrics were fabricated on the same wafer. Fig. 9 illustrates a bonded sample. In [107] , the authors flip-chip bond a single-channel SOA device into a silicon cavity and butt-couple it to input and output SiON waveguides coupled to silicon inverse tapers. Comparing [100] and [107] , both works achieve similar alignment tolerances. The former achieved >10 dB fiber-to-fiber gain over all four channels. The latter demonstrated −4.6 dB and −6.0 dB of gain across two different photonic chips, also incorporating a 1 × 8 passive splitter and a 1 × 8 active selector based on TO MZS, respectively. The authors of [107] later published a four-channel SOA flip-chip bonded to a silicon photonic 4 × 4 TO MZS, showing ∼ 5 dB fiber-to-fiber net gain over all 16 paths through the switch [108] . Finally, SOAs require careful attention to signal integrity; however, many impressive demonstrations have proved the feasibility of cascaded multi-wavelength SOAs operating with high fidelity. Here, we cite specifically two demonstrations utilizing these hybrid-integrated silicon photonic SOA platforms [109] , [110] .
VII. SUMMARY AND CONCLUSION
Photonic switch fabrics hold immense possibility to transform optical networks due to their potential for low cost, high bandwidth, and low power consumption. They plausibly offer a cost-competitive alternative to electronic switch ICs that can outperform them in terms of bandwidth and power efficiency. In this respect, use cases include datacenter networks, public and private enterprise systems, and high-performance computing, among others. Likewise, photonic switch fabrics may offer performance-competitive replacements for traditional optical switch technologies, where the photonics provide advantages in cost and density. Here, use cases could be envisioned in telecom core switches, access networks, or mobile backhaul. The many recent outstanding advancements in the field, which we have noted herein, have propelled expectations for this technology forward. If photonic switch fabrics are to realize their immense possibility, the remaining challenges must be overcome.
